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Development of a solder bump technique for contacting
a three-dimensional multi electrode array
T.A. Frieswijk, J.A. Bielen, W.L.C. Rutten, P. Bergveld
Abstract The application of a solder bump technique for
contacting a three-dimensional multi electrode array is
presented. Solder bumping (or C4: Controlled Collapse
Chip Connections, also called Flip Chip contacting) is the
most suitable contacting technique available for small
dimensions and large numbers of connections. Techniques
adapted from the literature could successfully be scaled
down to be used for 55x55 lm pads at 120 lm
heart-to-heart spacing, yielding well-conducting,
reasonably strong bonds.
1
Introduction
We are faced with the problem of contacting a three-
dimensional array of 128 electrodes, developed for use in
intraneural stimulation. An array of nickel pads at the backside
of the device provides a contact for each electrode. The pads
measure 55]55 lm and have a heart-to-heart spacing of
120 lm. The arrangement of the multi electrode array and
a chip containing control electronics is schematically shown in
Fig. 1 (Frieswijk et al. 1995a, b; Rutten et al. 1995).
Basically, four possibilities for contacting exist: Ultrasonic
Wire Bonding (UWB), Tape Automated Bonding (TAB),
Z-Axis Conducting Films (ZAF), and Controlled Collapse Chip
Connections (C4).
UWB and TAB are both difficult but not impossible for the
dimensions that are required. However, unless a different
configuration than that shown in figure 1 can be found, the
electrode array must be connected with the backplate directly
on the chip. Therefore, and because of the mechanical forces
implied, wire bonding and TAB are not an option. A ZAF
cannot be used because of the small dimensions required. The
commercially available ZAFs we studied have particle sizes of
approximately 100 lm, clearly too large for the application we
seek. ZAFs also have the disadvantage of a force needing to be
applied, risking damage to the electrode array.
From considering the dimensions of the device to be
contacted and the forces applied during processing, Controlled
Collapse Chip Connections thus emerges as the technique to be
used. C4 was introduced in 1964 by IBM as an integral part of
Solid Logic Technology (SLT) hybrid modules (Puttlitz 1990a,
Koopman 1989). Among the advantages are self-alignment
during chip joining, high joint strength, ruggedness, and the
ability to make large numbers of bonds simultaneously. Also,
the cross talk and impedance of the contacts is relatively low
due to the short interconnection distance. Figure 2 shows
a schematic cross section of the multi electrode device
flip-chipped to a CMOS chip.
In general, the C4 process requires 3 elements. First, the Ball
Limiting Metallurgy (BLM) provides selective solderability of
the contact terminals with respect to the substrate, and serves
as an intermediate layer between the solder and the
interconnection layer on the chip. It is often deposited by
evaporation or sputtering and subsequently patterned with
standard lithographic techniques (Koopman 1989). Also direct
electroless plating (e.g. Ni) is possible (Puttlitz 1990a). Most
common is a three-layer structure: as a diffusion barrier and
adhesive layer one uses Cr, Ti or TiW alloys (Koopman 1989;
Yung and Turlik 1991), or Ni (Chang 1986); the solderable
layer generally consists of copper (Koopman 1989, Yung and
Turlik 1991, Plo¨tner et al. 1990), but also nickel, palladium,
platinum, and molybdenum are reported (Mizuishi and Mori
1988, Fujiwara and Asahi 1987); an anti-oxidation layer is
frequently used to protect the solderable layer between
sequential processing steps, consisting of a thin layer of gold or
palladium (Koopman 1989, Yung and Turlik 1991) which
dissolves entirely in the molten solder during reflow as most
solders have high solubilities for gold.
Secondly, the solder bump is deposited, either by
electroplating (Yung and Turlik 1991) or evaporation through
a metal mask (Puttlitz 1990a, Koopman 1989). An important
feature of the solder is its melting point, which should not be
too high to prevent interference with the chip fabrication
process. Lead-tin alloys (Fried et al. 1982, Koopman 1989,
Levine and Ordonez 1981, Puttlitz 1990a, Tessier et al. 1992,
Yung and Turlik 1991), lead-indium alloys (Howard 1982,
Mizuishi and Mori 1988, Puttlitz 1990a, b), and others
(Fujiwara et al. 1987, Fujiwara and Asahi 1987, Koopman 1989)
have been studied extensively for use in C4, with melting
points from as low as 70 °C up to approximately 300 °C.
The third part of a C4 structure is the Top Side Metallurgy
(TSM), actually the pads to which the BLM must be contacted.
In our case, the TSM is an array of 4]32 pads of electroless
deposited nickel at the backside of the multi electrode device,
for which no extra structures are necessary. Puttlitz (1990a)
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Fig. 1. Three-dimensional multi electrode device connected directly to
a CMOS chip containing multiplexing electronics, current sources
and buffer amplifiers
Fig. 2. Schematic cross section through the three-dimensional
multi electrode array flip-chipped to a CMOS chip
Fig. 3. Outline of the C4 process developed. See text for a
detailed descriptiondoes however warn for the decrease in wettability of electroless
plated Ni after several reflow steps. Pads that have under-
gone a number of thermal cycles show a gray-to-black
appearance, described as the ‘black pad condition’. To prevent
this, a flash of gold might be deposited over the electroless
nickel. In this paper however, we will only be concerned with
creating and testing the BLM and the solder bumps.
2
Methods
An outline of the C4 process developed is shown in Fig. 3. All
the steps are at the wafer level, so all chips are processed
simultaneously. The process has previously been briefly
described in Frieswijk et al. (1995a).
First, after backsputtering the native aluminum oxide from
the chip interconnect layer, a 100 nm Cr layer is sputtered as
adhesive layer and diffusion barrier. Subsequently, a 100 nm
50Cr—50Cu and a 1 lm Cu layer are sputtered. The Cr—Cu alloy
was included to increase the resistibility to multiple reflow
steps. Because problems occur with copper etching using the
bumps as a mask, the copper layer is patterned prior to bump
deposition by etching in 50 g/l (NH
4
)
2
S
2
O
8
at room temperature
(Fig. 3, step 1).
A 12 lm thick layer of photoresist is obtained by spinning
three layers of resist. After resist patterning, 40Pb-60Sn solder
bumps are electroplated through the openings in the
commercially available bath Stannostar RT40 (Fig. 3, steps
2 and 3). Plating time was 20 minutes at room temperature,
with a current density of 2.5 A/dm2, resulting in a growth rate
of 1.3 lm/min. Because the desired bump height is larger than
the resist thickness, mushrooming occurs (stronger for thinner
layers of resist).
The Cr—Cu and Cr layers are etched after the resist is
removed (Fig. 3, step 4), using the bumps as a mask. Etching is
performed in 91 g/l NaOH with 273 g/l K
3
Fe(CN)
6
at room
temperature, which has a low etch rate on the solder bump
(Fig. 3, step 5).
Finally, a first reflow step in hot oil at a temperature of
225 °C results in smooth, hemispherical bumps (Fig. 3, step 6).
3
Results
Test structures were created with an array of 4]32 aluminum
pads of the same dimensions and with the same spacing as the
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Fig. 4a, b. Electroplated PbSn-bumps after resist removal. On the left an array of bumps clearly showing the mushrooming effect, on the right
one bump illustrating the granular surface. Compare to Fig. 3, step 4
Fig. 5a, b. Solder bumps after reflow in hot oil. Smooth, hemispherical bumps result. Compare to Fig. 3, step 6
contacting array on the CMOS chip. Every pad could be
connected individually for subsequent testing. On these test
structures, solder bumps were created using the process
described.
Figure 4 shows the PbSn-bumps after resist removal. Note
the clear effect of ‘mushrooming’, which limits the obtainable
minimum spacing. Mushrooming could be minimized by using
thicker layers of resist, at the cost of less accurate resist
patterning. A close up of one of the bumps reveals that the
bump surface is granular.
After etching of the Cr—Cu and Cr layers, the bumps were
reflowed in hot oil. Figure 5 shows that the bumps are
hemispherical and smooth after this step.
4
Discussion
The heights of the manufactured bumps were measured after
reflow. Within one array, the variation in height was limited to
a 3 lm range (8% of the average bump height). Because all
chips on the wafer were processed simultaneously with only
one (small) electrical connection to deliver the plating current,
the Cr-layer impedance caused a significant variation in plating
rate over the wafer. Arrays close to the flat (where the
connection was) plated at 1.3 lm/min, whereas arrays further
away from it would plate at rates as low as 0.8 lm/min. The
sheet resistance of the 100 nm thick Cr-layer is 1)/K. The
resistance measured between the structure at the largest
distance from the flat, and the connection at the flat was 4.3 ).
The sheet resistance of the Cr layer is not negligibly small as
compared to the wafer-electrolyte impedance (which is
approximately 10 ) over the whole wafer), and therefore
influences the current distribution along the surface during
plating of the bumps. This results in lower plating rates further
away from the electrical connection of the wafer. As
a suggestion for improvement, the plating uniformity would be
greatly improved by leaving a circular conducting ring
(copper) on the periphery of the wafer, forming a well
conducting pathway between the flat and the opposite wafer
side. A 5 mm wide, 1 lm thick Cu ring at the circumference of
the wafer would provide a path with a (calculated) resistance of
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Fig. 6. Resistance distribution ‘histogram’ of Pb-Sn solder bumps at
55]55 lm aluminum pads. Refraining from sputter cleaning the
aluminum before deposition of the Cr layer results in a much larger
resistance, because of the poor contact between the Al and Cr. After
second reflow the resistance is slightly increased. For clarity, the
histogram is presented as a graph, connecting the histogram maxima
0.4 ), which is significantly lower than the value of 4.3 )
measured for only the Cr-layer.
The resistance of the bumps was measured after chromium
etching by pressing probes on the bumps. In this way,
a cascade of two solder bumps and an aluminum pathway (on
the test structure) was measured. The aluminum lead
resistance could be calculated for each pair of bumps using the
geometry of the lead and the specific resistance of aluminum
o
A1
\2.65 · 10~8 )m. The resistance measurements were then
corrected for the included aluminum resistance. Figure 6
shows the resulting distribution of measured resistances per
bump (averaged over two bumps) on a number of test
structures. The bump resistance shown consists of the
bump-to-aluminum contact resistance and the bump
bulk-resistance. The bumps that were tested were randomly
chosen from test structures distributed randomly over one of
the wafers.
Clearly, bumps that had no sputter cleaning of the aluminum
before deposition of the Cr layer show a much higher
resistance ( 230^90 ), mean^standard deviation), probably
caused by the presence of a native aluminum oxide layer. The
bumps that were sputter-cleaned prior to depositing the BLM
exhibited a resistance (mean^SD) of 8^4 ), which is
satisfactorily low. The contacts were ohmic, i.e. the resistance
measured was independent of current from [100 mA
up to 100 mA.
The bump resistances were measured again after the second
reflow step, i.e. after the test structures were connected to
similar test structures. Here the measurements were made
through four bumps in series, with three aluminum
interconnect pathways for which the resistance values were
corrected. The average resistance for one bump was 16^5 )
(mean^SD), which is slightly higher than after the first reflow
but still within the error margins. The slight increase is
probably caused by the further formation of intermetallic
layers in the bumps.
The solder composition of the bumps was not exactly
established. The tin percentage within a bump is not constant,
as the current density gradually decreases during the plating
process (the exposed area increases even when the bump is
lower than the resist thickness, because the openings in the
resist have sloped walls). This phenomenon is inherent to the
use of liquid resist to provide a mask for electroplating, and
problems only occur when an alloy is deposited. Plo¨tner et al.
(1990) used liquid resist for plating pure indium bumps in
which such problems do not occur.
Electron Diffraction X-Ray Spectroscopy (EDS) was used to
analyse the bumps. A clear non-uniform composition of the
bumps after electroplating was found, Pb- and Sn-phases
extending several lm’s were present. This compositional
non-uniformity largely disappears in the (first and second)
reflow step. If one would want to control tin percentage
precisely, the plating current should be increased gradually
during the deposition process, using the electrode
overpotential as a reference. Alternatively, the metals could be
deposited sequentially, as is often done in Physical Vapor
Deposition (Fujiwara et al. 1987, Fujiwara and Asahi 1987) and
reported for electroplating of InBi (Plo¨tner et al. 1990). The
composition should be controlled within approximately 10 per
cent, because a higher temperature during second reflow is
required when the solder composition deviates from the
eutectic composition 40Pb-60Sn.
The mechanical strength of the contacts was tested by
measuring the shear and tensile strength. A wire was glued to
the back of the TSM device with super glue, and connected to
a force transducer. The back of the substrate was attached to
a micro manipulator which was used to increase force until
fracture occurred.
The tensile strength was (provisionally) measured in
a pull-off test, for a test sample which had been reflowed to
a Cu—CuCr—Cr TSM. Fracture occurred at 1300 grams for this
device, resulting in an average of 2 kg/mm2. This figure is
comparable to the tensile strength reported for other BLM
systems such as Ti/Ni/Pd (Mizuishi and Mori 1988) or In/Sn/Bi
bumps on Pd capped Nb (Fujiwara et al. 1987, Fujiwara and
Asahi 1987). It also compares well to the tensile strength of
50Pb-50Sn, which is 4.2 kg/mm2 (Okinaka and Osaka 1990).
Fracture always occurred within the bumps, presumably at an
inter-metallic layer formed during reflow, which Mizuishi and
Mori (1988) found to be the fracture mode in strong
connections. The copper/tin intermetallic layer formed in
Pb-Sn C4’s is continuous along the BLM and remains so even
after multiple reflow cycles. It consists mainly of Cu
3
Sn and
some Cu
6
Sn
5
, which is much more compliant (Puttlitz 1990a).
Copper-tin intermetallics, confined to the BLM, provide the
bond between chip and solder joint.
Shear strength was measured for two test devices with
a Cr—CrCu—Cu TSM. Fracture occurred at 300 grams and 900
grams per device, corresponding to 0.5 kg/mm2 and
1.5 kg/mm2, respectively. Unfortunately, inspection showed
that for both devices only approximately 50% of the bumps had
been reflowed to the TSM, so these figures are on the
conservative side. Fracture in this case occurred at the BLM to
aluminum interface, or at the aluminum to SiO
2
interface, but
hardly ever in the bumps.
A number of test devices were used in which the TSM had
no Cr adhesive layer. After reflow, these devices showed
that the Cu layer was completely transformed into CuSn
intermetallics (which can be distinguished because they differ
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in color from copper). This intermetallic layer could easily
be peeled from the SiO
2
substrate. The presence of a Cr
adhesive layer prevents this. Solder joint strength thus
strongly depends on the metal system used.
Alignment of the top and lower devices is rather difficult.
Although alignment errors of several lm’s are corrected
because of the surface tension of the (liquid) bumps during
reflow, larger errors may also be present. Misalignment
originates from the fact that the top device completely covers
the array of BLMs to which it must be connected. For
automated placement of the chips this is not a problem, but
when the alignment is done by hand it imposes a serious
limitation on the yield of the C4 process.
5
Conclusions
A contacting technique was developed to join a three-
dimensional array of electrodes to a CMOS chip. The array
contains 4 rows of 32 nickel pads at 120 lm heart-to-heart
spacing, each measuring 55]55 lm. It must be electrically
connected to a similar array of aluminum pads on the CMOS
chip. Because of the small dimensions, the large number of
bonds and the impossibility to apply forces during processing
the contacting technique, Controlled Collapse Chip
Connections (C4, also flip-chip or solder bumping) is preferred
over Wire Bonding, Tape Automated Bonding and Z-Axis
Conducting Films.
The process developed here was based on a number of
techniques from the literature. A Cr—CrCu—Cu multilayer
structure serves as Ball Limiting Metallurgy, on which a PbSn
solder bump is electroplated. It was then connected to a similar
test structure to allow measurements of the conductivity and
the strength of the bonds. The major difference with existing
techniques is the small dimensions we use, and the use of
standard cleanroom photolithographic techniques and
electroplating to deposit the BLM and solder bumps, rather
than deposition through a metal task which would severely
limit the smallest obtainable dimensions.
The conductivity of the bonds is satisfactorily low, 8^4 )
(mean^standard deviation). Refraining from sputter-cleaning
the aluminum substrate prior to deposition of the BLM results
in a strong increase in resistance of the bumps: 230^90 ).
Directly after electroplating, the solder bumps are granular,
and show Pb- and Sn-phases in the bump, extending several
lm’s. After the first reflow at 185°C in hot oil, smooth
hemispherical bumps result, which have a much more
homogeneous composition. After the second reflow (in which
the two devices are connected) the resulting bump resistance is
slightly higher than before, 16^5 ), presumably because
further intermetallic layers are formed within the bumps.
The strength of the bonds (both shear and tensile) is
comparable to strengths found by other investigators, and
seems sufficient for our application. Special care should
be taken during alignment to ensure that all bonds will
connect.
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